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Abstract—Josephson junction field effect transistors (JJ-FET) 
share design similarities with metal-oxide-semiconductor field 
effect transistors, except for the source/drain contacts being 
replaced by superconductors. Similarly, the super current due to 
proximity effect is tunable by the gate voltage. In this study, we 
examine the feasibility of JJ-FET-based Boolean logic and 
memory elements for cryogenic computing, in light of recent 
advances in novel materials and fabrication techniques. Using a 
two-dimensional ballistic transport JJ-FET model, we implement 
circuit level simulations for JJ-FET logic gates, and discuss 
criteria for realizing signal restoration, as well as fanout. We show 
that the JJ-FET is a promising candidate for very low power, 
clocked voltage-level dynamic logic at cryogenic temperatures.  
Index Terms—Josephson junction, superconducting logic 
device, ballistic transport1 
I. INTRODUCTION 
EDUCING temperature (𝑇) improves several key device 
metrics of a metal-oxide-semiconductor field effect 
transistors (MOSFETs). Examples include enhanced channel 
mobility, and reduced subthreshold swing (SS), which scales 
linearly with 𝑇 as 𝑆𝑆 = 2.3(𝑘𝑇/𝑒)/𝑑𝑒𝑐𝑎𝑑𝑒; 𝑘 is Boltzmann’s 
constant and 𝑒  is the electron charge. Channel injection 
efficiency can be improved in the absence of phonon scattering 
[1], and the resistance of metal interconnects is expected to 
decrease at lower temperatures. It is therefore important to 
investigate under what conditions cryogenic computing 
provides a net benefit in terms of dissipated energy per 
switching operation, and whether other devices can offer a 
benefit in performance at reduced temperatures. For a given 
technology, with supply voltage 𝑉𝐷𝐷, the energy dissipated per 
switching operation is 𝐶𝑉𝐷𝐷
2/2, where 𝐶 represents the device 
capacitance. Assuming 𝑉𝐷𝐷(𝑇) can be reduced at lower 𝑇, by 
requiring that the total energy dissipated per switching 
operation, including the cooling cost, does not exceed the room 
temperature value, we arrive at the following energy balance 
equation: 
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2
2
=
𝐶𝑉𝐷𝐷(𝑇)
2
2
+
300 𝐾−𝑇
𝑇
∙
𝐶𝑉𝐷𝐷(𝑇)
2
2
                     (1) 
The second term on the right-hand side of Eq. (1) represents the 
cooling cost at the ideal Carnot efficiency, corresponding to 
reservoir temperatures of 300 K and T. Equation (1) leads to the 
following simple scaling law for the operating voltage to break 
even in the ideal cooling limit:  
𝑉𝐷𝐷(𝑇) = 𝑉𝐷𝐷(300 𝐾)√
𝑇
300 𝐾
                                             (2) 
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For example, a 𝑉𝐷𝐷  value of 0.7 V at room temperature will 
translate to a break-even value of 83 mV at 4.2 K (He boiling 
point), which is further reduced to ~26 mV if one factors in 
realistic cooling efficiencies of 5-10% [2]. As for the gate delay, 
while delay associated with load and parasitic capacitance 
being charged/discharged will scale with 𝑉𝐷𝐷, the transit time 
delay of channel being switched may not scale down 
proportionally  because of low Fermi velocity at low carrier 
concentration and reduced thermal excitation of carriers [3]. 
While the above arguments contain a number of simplifications, 
they clearly indicate that cryogenic computing using 
complementary metal–oxide–semiconductor (CMOS) concepts 
is subject to significant constraints if a net benefit is expected 
over room-temperature operation with cooling cost factored in. 
It is therefore highly relevant to critically examine if other 
devices operating at, or below the break-even 𝑉𝐷𝐷 value may be 
used for cryogenic computing applications.  
Josephson-logic devices can operate at 𝑉𝐷𝐷 values in the mV 
range utilizing superconductivity [4], the most spectacular 
material property that emerges at low temperatures as a result 
of electrons forming Cooper pairs. The devices are based on the 
Josephson junction (JJ), a two-terminal device consisting of two 
superconductor contacts separated by a weak link, allowing 
current flow without dissipation (supercurrent) due to proximity 
effect. The feasibility of Josephson junction field effect 
transistor (JJ-FET), a three-terminal device with gate-tunable 
supercurrent, for logic operation was discussed decades ago [5, 
6]. The JJ-FET design is similar to a MOSFET except that the 
source and drain are superconducting at cryogenic 
temperatures, and the channel length is sufficiently short to 
allow coherent transport of Cooper pairs through the channel. 
JJ-FETs have been experimentally demonstrated on various 
material platforms including Si, Ge and III-V compounds [7-9]. 
Advances in fabrication techniques and emerging channel 
materials such as nanowires, III-V quantum-wells, and 
graphene, as well as the development of transparent 
semiconductor/superconductor interfaces render the topic of JJ-
FETs timely [10-13].  
In this study, we address the feasibility of JJ-FET for digital 
applications. We employ a JJ-FET device model that allows 
gate-controlled ballistic and coherent transport of Cooper pairs 
through the channel to examine criteria for signal restoration of 
several logic gates. We present the results of transient analysis 
of JJ-FET logic gates, evaluate the impact of fanout on device 
behavior and discuss various design considerations.  
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II. JJ-FET DEVICE MODEL  
We begin by introducing a device model for the JJ-FET. The 
device, schematically represented in Fig. 1, has the following 
key length scales: the channel length ( 𝐿 ), the Cooper pair 
coherence length (𝜉0 ), and Cooper pair mean free path (𝜆).  
Depending on the interplay between L, 𝜉0  and 𝜆 , the JJ can 
operate in either short or long ballistic, or diffusive regimes. 
The Josephson junction is short if 𝐿 < 𝜉0, or long if 𝐿 > 𝜉0. The 
Cooper pair transport is ballistic if 𝐿 < 𝜆, or diffusive if 𝐿 > 𝜆.  
 
Fig. 1. Schematic of a JJ-FET, consisting of superconducting source and drain, 
metal gate, oxide, semiconductor channel, and insulating substrate. The length 
scales L, 𝜉0, and 𝜆 are indicated. The scattering or destruction of Cooper pairs 
will occur if L is greater than 𝜆 or 𝜉0, respectively, as shown in the figure. The 
arrows indicate the Cooper pairs or electrons motion. 
 
We consider here the case of a short ballistic JJ device, which 
satisfies: 
𝑉0 = 𝐼𝐶 ∙ 𝑅𝑁 = 𝜋∆                                                                (3) 
where 𝐼𝐶  is the critical current, and 𝑅𝑁 the normal resistance of  
the JJ; and ∆  is the superconductor gap voltage [14]. The 
conductance of a two-dimensional ballistic transport layer, 
divided by the average velocity along the channel direction, is 
𝑔𝑛 = 𝑊 ∙
2𝑒2
ℎ
∙
2
𝜋
∙ √2𝜋𝑛                 (4) 
where 𝑊 is the device width, ℎ is Planck constant, and 𝑛 the 
carrier density. The carrier density can be related to gate 
capacitance (𝐶𝐺), and gate voltage (𝑉𝐺) via 𝑛 = 𝐶𝐺(𝑉𝐺 − 𝑉𝑇)/
𝑒; 𝑉𝑇 is the threshold voltage. Using Eqs. (3) and (4):  
𝐼𝐶 = 𝑔𝑛 ∙ 𝑉0 = 2𝑉0𝑊 ∙
2𝑒
ℎ
∙ √
2𝑒𝐶𝐺(𝑉𝐺−𝑉𝑇)
𝜋
              (5) 
It is instructive to introduce an equivalent conductance for the 
𝐼𝐶  dependence on 𝑉𝐺 as:  
𝛽 =
𝑑𝐼𝐶
𝑑𝑉𝐺
= 𝑉0
𝑑𝑔𝑛
𝑑𝑉𝐺
= 𝑉0𝑊 ∙
2𝑒
ℎ
∙ √
2𝑒𝐶𝐺
𝜋(𝑉𝐺−𝑉𝑇)
          (6) 
If we assume the device is in the overdamped limit, where I-V 
characteristics are non-hysteretic [15, 16], the static I-V 
characteristics are relatively simple 
𝑉𝐷𝑆 = 𝑅𝑁√𝐼𝐷𝑆
2 − 𝐼𝐶
2     (𝐼𝐷𝑆 > 𝐼𝐶)  
𝑉𝐷𝑆 = 0     (𝐼𝐷𝑆 < 𝐼𝐶)                  (7) 
where 𝑉𝐷𝑆  is the voltage drop across the drain and source 
contacts, and 𝐼𝐷𝑆 is the drain current. Because Nb and Al are 
two commonly used superconductors [17, 18], we consider here 
the cases where the source/drains consist of either Nb or Al, 
with ∆ values of 1.5 mV or 0.22 mV, respectively [19]. Figure 
2 shows the static I-V characteristics of JJ-FETs with the two 
metal contacts. 
 
Fig. 2. Calculated I-V characteristics for JJ-FETs with W = 1 μm, effective SiO2 
oxide thickness of 1 nm (CG = 3.45 μF/cm
2) using (a) Nb, and (b) Al contacts. 
The 𝑉𝐺 − 𝑉𝑇 values indicated in the figure are changed in 1 mV [panel (a)], and 
0.5 mV [panel (b)] increments.  
 
A critical question for a logic gate is if the output voltage is 
sufficiently large to switch the next stage. To address this 
question let us assume the output of one JJ-FET is directly 
driving the gate of a second JJ-FET, whose 𝐼𝐶  value, in turn, 
needs to be sufficiently modulated for a switch. Equation (7) 
indicates that 𝑉𝐷𝑆 will be of the order of 𝑉0 if 𝐼𝐷𝑆 is comparable 
to 𝐼𝐶  [4]. The relative change in 𝐼𝐶  corresponding to a gate 
swing of 𝑉0 is [20]: 
𝛼𝑅 =
𝛽𝑉0
𝐼𝐶
=
𝑉0
2(𝑉𝐺−𝑉𝑇)
                   (8) 
To achieve signal restoration 𝛼𝑅 ~ 1, hence 𝑉𝐺 − 𝑉𝑇 needs to be 
comparable to 𝑉0. This is an intrinsic requirement of JJ-FET 
logic gate, independent of device scaling and geometry. Figure 
3 shows the plots of 𝛼𝑅 against 𝑉𝐺 − 𝑉𝑇 for both Nb- and Al-
contact JJ-FETs.  
 
Fig. 3.  Calculated 𝛼𝑅 vs. 𝑉𝐺 − 𝑉𝑇 for (a) Nb- and (b) Al-contact JJ-FET.  
III. JJ-FET LOGIC GATES 
A. Static Analysis 
In this section we consider logic gates based on JJ-FETs. 
Figure 4(a-c) illustrate the schematics of JJ-FET inverter, NOR 
gate and SRAM, respectively. A NOR gate is universal and can 
be the building block for any combinatorial logic circuit. In this 
study, we assume all logic devices are biased with ideal DC 
current (𝐼𝐵𝑖𝑎𝑠) sources for simplicity. The logic gates operate as 
follows. For a JJ-FET inverter [Fig. 4(a)], when the input 
voltage at the gate (𝑉𝐼𝑁) is at logic low (𝑉𝐺,𝐿𝑜), ideally zero, the 
corresponding 𝐼𝐶 < 𝐼𝐵𝑖𝑎𝑠, and the JJ-FET is resistive, leading to 
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a finite output voltage (𝑉𝑂𝑈𝑇). On the other hand, when 𝑉𝐼𝑁 is 
at logic high (𝑉𝐺,𝐻𝑖), the corresponding 𝐼𝐶 > 𝐼𝐵𝑖𝑎𝑠, the JJ-FET 
is superconducting, and 𝑉𝑂𝑈𝑇  is zero. Signal restoration 
indicates the finite 𝑉𝑂𝑈𝑇  at 𝑉𝐼𝑁 = 0  at least equal to  𝑉𝐺,𝐻𝑖  to 
drive the input of the next stage, i.e. same input/output swing. 
Similarly, in a JJ-FET NOR gate [Fig. 4(b)], the sum of 𝐼𝐶  of 
the two JJ-FETs is smaller than 𝐼𝐵𝑖𝑎𝑠 only when both inputs are 
at logic low, leading to a finite 𝑉𝑂𝑈𝑇 , and zero otherwise. 
Connecting two JJ-FET inverters back to back yields an SRAM 
cell [Fig. 4(c)], where 𝑉1  and 𝑉2  will a reach stable state of 
complementary values.  
  
Fig. 4.  Schematics of JJ-FET (a) inverter, (b) NOR gate and (c) SRAM.  
  
Next, we investigate the speed of a JJ-FET inverter. In this 
study, the parasitic capacitance and resistance are ignored. The 
rising delay (𝑡𝑟 ) is not expected to be reduced compared to 
CMOS, because JJ-FET is resistive and the circuit is also an RC 
network. Moreover, JJ-FET will also draw additional current to 
the resistive component, namely Josephson current ( 𝐼𝐽 ), 
effectively slowing down the charging speed at the output node. 
On the other hand, 𝐼𝐽 will assist to discharge the output node. 
The falling delay (𝑡𝑓) is therefore expected to decrease. Though 
the static model may be oversimplified, it sheds lights on the 
DC operating point, e.g. 𝑉𝑇 and 𝐼𝐵𝑖𝑎𝑠 that will produce the same 
input/output swing. Figure 5(a) presents the plot of minimum 
total delay 𝜏𝑚𝑖𝑛 = min (𝑡𝑟 + 𝑡𝑓)  as a function of |𝑉𝑇 | for an Nb-
contact JJ-FET inverter. Each data point is calculated by 
sweeping 𝐼𝐵𝑖𝑎𝑠  from 𝐼𝐶  associated with 𝑉𝐼𝑁 = 0  to 𝑉𝐺,𝐻𝑖  and 
constraining equal input/output swing. The 𝜏𝑚𝑖𝑛 value reaches 
a minimum at 𝑉𝑇 ≈ −0.4∆ . An example of JJ-FET inverter 
transient analysis is shown in Fig. 5(b). It is clear that the falling 
edge is more linear than exponential, compared to the rising 
edge, thanks to 𝐼𝐽 , which remains ~𝐼𝐶  and does not linearly 
decrease with 𝑉𝑂𝑈𝑇  as the resistive counterpart. The 𝑡𝑟  and 𝑡𝑓 
values are 6.4 and 2 ps for an output capacitance 𝐶𝐿 = 10 fF, 
chosen as fan-out of four plus parasitic capacitance. The gate 
capacitance of a JJ-FET with W = 1 μm and L = 50 nm is 1.7 
fF. We note the actual value of 𝐶𝐿  is not significant to 
demonstrate the logic operation if the static I-V model of JJ-
FET is applied, because the JJ-FET logic gates characteristics, 
except delay will not change with  𝐶𝐿. Similarly, a NOR gate 
can be constructed by simply doubling 𝐼𝐵𝑖𝑎𝑠  since 2𝐼𝐵𝑖𝑎𝑠 <
𝐼𝐶(𝑉𝐺,𝐻𝑖) + 𝐼𝐶(𝑉𝐺,𝐿𝑜). 
Fig. 5.  (a) 𝜏𝑚𝑖𝑛  vs. |𝑉𝑇 | generated by setting equal input/output swing and 
sweeping 𝐼𝐵𝑖𝑎𝑠. (b) An example of transient analysis result using the following 
set of parameters: Swing of input/output = 0 ~ 5.9 mV, W = 1 μm, 𝑉𝑇 = -1.2 
mV, 𝐼𝐵𝑖𝑎𝑠 = 15.1 μA. The superconducting contacts are Nb. 
 
Applying the same set of parameters of the JJ-FET inverter, 
Figure 6(a-b) demonstrate the transient response of the JJ-FET 
SRAM cell with arbitrary initial values of 𝑉1 and 𝑉2, and the 
voltage transfer curves, respectively, for Nb-contact device. 
 
Fig. 6.  (a) Transient response of the node voltages at the two outputs.  (b) 
Voltage transfer curves, static noise margin is indicated with a dashed-line-
frame box. 𝐶𝐿 = 1 fF at both outputs. The superconductor contacts are Nb. 
B. Dynamic Analysis 
Although we can design the DC operating point of JJ-FET 
logic gates with the static model, we have made a critical 
assumption that the JJ-FETs are overdamped in the transient 
analysis. If a JJ works in the overdamped regime and carries a 
current exceeding 𝐼𝐶 , it is non-hysteretic and will become 
superconducting immediately when the current falls below 𝐼𝐶 . 
For an overdamped and resistive JJ-FET, it means the transistor 
will become superconducting as soon as 𝑉𝐺 is increased such 
that 𝐼𝐶 > 𝐼𝐷𝑆 . However, a JJ or JJ-FET is overdamped only 
when the Stewart-McCumber parameter 𝑄 = 2𝜋𝑅2𝐶𝐼𝐶 /𝛷0  is 
small (𝑄 ≪ 4) [15, 16], where 𝑅 and 𝐶 are the resistance and 
capacitance across the junction, and 𝛷0  is the magnetic flux 
quantum. On the other hand, a JJ becomes underdamped if 𝑄 is 
large, which means it remains in the resistive state even when 
the junction current is reduced below IC, leading to I-V 
hysteresis. The assumption of overdamped operation becomes 
questionable if we acknowledge that a logic device has fan-out, 
and therefore has larger 𝐶 as well as 𝑄 than a single transistor. 
Moreover, by ignoring the Josephson inductance 𝐿𝐶 = ℏ/2𝑒𝐼𝐶 , 
the estimation of gate delay is no longer inaccurate, as the 
dominant time constant of an overdamped JJ-FET is the 
Josephson time constant 𝜏𝑅𝐿 = 𝐿𝐶/𝑅𝑁 = ℏ/𝑒∆ . To address 
these dilemmas, we implement the resistively and capacitively 
shunted junction (RCSJ) model to describe the device. The I-V 
characteristics are controlled by the time-dependent Josephson 
phase 𝜑(𝑡), the superconducting contacts phase difference.  
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𝐼𝐷𝑆(𝑡) = 𝐶
𝑑𝑉𝐷𝑆(𝑡)
𝑑𝑡
+
𝑉𝐷𝑆(𝑡)
𝑅
+ 𝐼𝐶sin𝜑(𝑡)  
𝑉𝐷𝑆(𝑡) =
ℏ
2𝑒
∙
𝑑𝜑(𝑡)
𝑑𝑡
                    (9)  
where 𝐼𝐶sin𝜑(𝑡) represents 𝐼𝐽 . We assume the load is purely 
capacitive and ignore the resistance of the biasing circuitry. 
Therefore, a JJ-FET inverter’s device resistance 𝑅 = 𝑅𝑁  and 
capacitance 𝐶 = 𝐶𝐿 + 𝐶𝐽, where 𝐶𝐽 is the junction capacitance 
assuming gate capacitance splits symmetrically to the source 
and drain. The gate-tunable 𝑄 for a JJ-FET inverter writes: 
𝑄𝑖𝑛𝑣 =
𝑅2𝐶𝐼𝐶
𝛷0/2𝜋
=
𝜋3/2𝑉0(𝐶𝐽+𝐶𝐿)
√2𝑒𝐶𝐺(𝑉𝐼𝑁−𝑉𝑇)
             (10) 
where 𝐶𝐽 and 𝐶𝐿 are normalized to W = 1 μm of the active JJ-
FET. We have 𝐶𝐿 ∝ 𝐶𝐺 if the output is driving inputs of other 
JJ-FETs, hence for a JJ-FET logic inverter 𝑄𝑖𝑛𝑣 ∝
√𝐶𝐺/(𝑉𝐺 − 𝑉𝑇). 
 Figure 7 presents the results of transient analysis for both Nb- 
and Al-contact JJ-FET inverters, with device parameters 
adapted from the static analysis based on 𝑉𝑇 ≈ −0.4∆. Figure 
7(a-b) show the input waveforms for the Nb- and Al-contact JJ-
FET inverters, respectively. Figure 7(c-d) show the output 
waveforms for the Nb- and Al-contact JJ-FET inverters with 𝐶𝐿 
= 1 fF. Similarly, the output waveforms for the Nb- and Al-
contact JJ-FET inverters with 𝐶𝐿 = 5 fF are shown in Fig. 7(e-
f). The values of 𝐶𝐿 in the dynamic analysis section are chosen 
to represent the respective operation regime whether hysteresis 
will latch the JJ-FET in the resistive state or not. Table 1 
summarizes the values of 𝑄  associated with different 𝐶𝐿  and 
zero 𝑉𝐼𝑁  for both Nb- and Al-contact JJ-FET inverters. 
Comparing the output waveforms to those using the static 
model, superimposed oscillations emerge because of the 
Josephson effect. Similar to a parallel RLC circuit, the 
amplitude is attenuated by larger 𝐶𝐿, and the frequency is higher 
for Nb-contact device due to smaller 𝐿𝐶 . The Nb-contact JJ-
FET inverter is significantly faster than its Al-contact 
counterpart, e.g. 𝑡𝑓 = 0.25 and 2.5 ps respectively with 𝐶𝐿 = 1 
fF. The difference in their 𝑡𝑓 is comparable to that of their 𝜏𝑅𝐿. 
If we compare panels (c-d) to (e-f), a distinct difference that can 
be seen is that JJ-FET inverters fail to be reset into the 
superconducting states when 𝑉𝐼𝑁  switches from zero to high 
when 𝐶𝐿 is increased from 1 to 5 fF. Consequently, the finite 𝑄 
must be accounted for when designing JJ-FET logic gates to 
avoid an undefined 𝑉𝑂𝑈𝑇 . In the simulation, we find 𝑄 ≈ 4 is 
the critical value for the Nb-contact JJ-FET inverter to be 
properly reset, and slightly lower for the Al-contact device as 
𝑄 ≈ 2.5. The critical value of 𝑄 is closely related to the ratio of 
𝐼𝐵𝑖𝑎𝑠/𝐼𝐶(𝑉𝐺,𝐻𝑖) due to the hysteretic I-V characteristics. This 
ratio is 0.5 and 0.7 for the parameter set our Nb- and Al-contact 
JJ-FET inverter assumes, in agreement with the ratio of return 
current over 𝐼𝐶  corresponding to the critical 𝑄 in a hysteretic JJ 
[16].   
 
Fig. 7.  Square waveforms of 𝑉𝐼𝑁 for (a) Nb-contact JJ-FET inverter (0 ~ 6 mV) 
and (b) Al-contact JJ-FET inverter (0 ~ 1.1 mV), period T = 20 ps. Waveforms 
of 𝑉𝑂𝑈𝑇 for (c-d) Nb- and Al-contact JJ-FET inverters with 𝐶𝐿 = 1 fF and (e-f) 
𝐶𝐿 = 5 fF, respectively. For reference, the gate capacitance is 0.7 fF for 𝑊 = 1 
µm and 𝐿 = 20 nm. 𝐼𝐵𝑖𝑎𝑠 is slightly reduced to 12 μA from that in the static 
model for the Nb-contact JJ-FET inverter. 𝐼𝐵𝑖𝑎𝑠 and 𝑉𝑇 are 1.06 μA  and -0.2 
mV for the Al-contact JJ-FET inverter.  
TABLE I 
𝑄 OF JJ-FET INVERTER 
Contact and 𝐶𝐿 𝑉𝐼𝑁 − 𝑉𝑇 = 1.2 𝑚𝑉 𝑉𝐼𝑁 − 𝑉𝑇 = 0.2 𝑚𝑉 
Nb, 1 fF 3.5  
Nb, 5 fF 15.5  
Al, 1 fF  1.0 
Al, 5 fF  4.4 
 
Similarly, we can write 𝑄 for a JJ-FET NOR gate as:  
𝑄𝑁𝑂𝑅 =
𝑅2𝐶(𝐼𝐶1+𝐼𝐶2)
𝛷0/2𝜋
=
𝜋3/2𝑉0(2𝐶𝐽+𝐶𝐿)
√2𝑒𝐶𝐺∙(√𝑉𝐼𝑁1−𝑉𝑇+√𝑉𝐼𝑁2−𝑉𝑇)
      (11) 
where 𝐼𝐶1  and 𝐼𝐶2  are the critical current of the two JJ-FETs. 
Figure 8 presents the results of transient analysis for JJ-FET 
NOR gates, with the same device parameters used in JJ-FET 
inverters and doubled 𝐼𝐵𝑖𝑎𝑠 . Figure 8(a-d) show the input 
waveforms for the Nb- and Al-contact JJ-FET NOR gates, 
respectively.  The signal at 𝑉𝐼𝑁2 has twice the period and is in 
phase with that at 𝑉𝐼𝑁1  to enumerate all four possible logic 
combinations at the inputs. The output waveforms for the Nb- 
and Al-contact JJ-FET NOR gates are shown in Fig. 8(e-f) with 
𝐶𝐿  = 1 fF and Fig. 8(g-h) with 𝐶𝐿  = 2.5 fF. Finally, output 
waveforms for the Nb- and Al-contact JJ-FET NOR gates with 
𝐶𝐿  = 5 and 7 fF are shown in panel (i) and (j). Table 2 
summarizes the values of 𝑄  associated with different 
combinations of 𝑉𝐼𝑁1,  𝑉𝐼𝑁2 and 𝐶𝐿 for both Nb- and Al-contact 
JJ-FET NOR gates. Again, the values of 𝐶𝐿 and therefore 𝑄 are 
crucial to determine the behavior of the JJ-FET NOR gates. In 
Fig. 8(e-f), 𝑉𝑂𝑈𝑇  correctly reproduces the response of a NOR 
gate, e.g. 𝑉𝑂𝑈𝑇  only becomes finite when both inputs are low. 
However, when 𝐶𝐿 is increased from 1 to 2.5 fF, 𝑉𝑂𝑈𝑇  fails to 
be reset to zero when only one of the inputs switches from low 
to high and outputs an undefined intermediate state [Fig. 8(g-
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h)]. When 𝐶𝐿 is further increased to 5 and 7 fF for the Nb- and 
Al-contact JJ-FET NOR gates, 𝑉𝑂𝑈𝑇  remains finite even when 
both inputs switch to high. Consequently, there are two 
undefined intermediate states, as shown in Fig. 8(i-j). 
 
Fig. 8.  Square waveforms of 𝑉𝐼𝑁1 for the (a) Nb-contact JJ-FET NOR gate (0 - 
6 mV) and (b) Al-contact JJ-FET NOR gate (0 - 1.1 mV), period T = 20 ps. 
Square waveforms of 𝑉𝐼𝑁2 for the (c) Nb- and (d) Al-contact JJ-FET NOR gate, 
period T = 40 ps. Waveforms of 𝑉𝑂𝑈𝑇 for the  Nb- and Al-contact JJ-FET NOR 
gate with (e-f) 𝐶𝐿 = 1 fF, (g-h) 𝐶𝐿 = 2.5 fF, (i) 𝐶𝐿  =  5 fF and (j) 𝐶𝐿  =  7 fF, 
respectively. 𝐼𝐵𝑖𝑎𝑠 = 24 and 2 μA for Nb- and Al-contact JJ-FET NOR gates. 
TABLE II 
𝑄 OF JJ-FET NOR GATE 
Logic values of 𝑉𝐼𝑁1 and 𝑉𝐼𝑁2 00 01 or 10       11 
Nb-contact, 𝐶𝐿 = 1 fF 7.1 2.9 2.0 
Nb-contact, 𝐶𝐿 = 2.5 fF 12.6 6.7 4.3 
Nb-contact, 𝐶𝐿 = 5 fF 21.8 12.0 8.0 
Al-contact, 𝐶𝐿 = 1 fF 2.54 1.0 0.7 
Al-contact, 𝐶𝐿 = 2.5 fF 4.5 2.3 1.5 
Al-contact, 𝐶𝐿 = 7 fF 10.4 5.6 3.8 
C. Global Clock to Reset JJ-FETs 
In the previous section we showed that the 𝑄  = 0 
approximation is not applicable if the fanout load capacitance 
is taken into account. The JJ-FETs usually enter the 
underdamped regime and become hysteretic, at least when 
inputs are low. On the other hand, JJ-FETs can turn back to 
overdamped when inputs switch from low to high, thanks to a 
low 𝑄 from optimized design. In this case, we can harness the 
unique feature of the superconducting logic device, where 𝑡𝑓 is 
determined by 𝜏𝑅𝐿. Thus, a promising design of JJ-FET logic 
gate resembles the dynamic logic gate, featuring a pre-charge 
of 𝑉𝑂𝑈𝑇  and monotonically rising 𝑉𝐼𝑁 during evaluation.  
Voltage-state JJ logic device is not a new concept. Decades 
ago the transformation of a JJ into switching element was 
realized through magnetic coupling or current injection into the 
channel [4]. Those JJs were underdamped with high 𝑄 due to 
the obsolete fabrication technology and capacitor device 
geometry, and required an ac power supply and other circuit 
elements to isolate the output from the input. An ac power 
supply was used since in an underdamped JJ, resetting from the 
resistive to superconducting state requires the ratio of 𝐼𝐽/𝐼𝐶  to 
be lowered to a small value for a period of time and this can 
only be achieved by lowering 𝐼𝐵𝑖𝑎𝑠. On the other hand, the JJ-
FET is non-reciprocal and has a low 𝑄  thanks to modern 
transistor fabrication technology and co-planar geometry. 
Moreover, the JJ-FET has a gate-tunable 𝐼𝐶  and can 
conceivably be reset to superconducting state by increasing 
𝑉𝐺 − 𝑉𝑇. We find that a short voltage pulse can be applied to 
𝑉𝐼𝑁 to temporarily boost 𝑉𝐺 − 𝑉𝑇 and reset 𝑉𝑂𝑈𝑇  back to zero. 
Figure 9(a-b) present the output waveforms for the Nb- and Al-
contact JJ-FET inverters with 𝐶𝐿 = 5 fF in response to a square 
waveform a period of 50 ps. Due to the underdamped operation, 
𝑉𝑂𝑈𝑇  remains finite when 𝑉𝐼𝑁  switches to high. Figure 9(c-d) 
show the results of 𝑉𝑂𝑈𝑇  with an addition of clock signals 
(𝑉𝐶𝐿𝐾) with the same period in red and blue lines, respectively. 
𝑉𝐶𝐿𝐾 includes a  5 ps voltage pulse of 10 and 4 mV for the Nb- 
and Al-contact JJ-FET inverters, which is applied at the rising 
edge of 𝑉𝐼𝑁 . The pulse width (𝑡𝑃𝑊) can be narrower with a 
larger amplitude for higher speed, e.g. a pulse of 20 mV, 2 ps 
can reset this Nb-contact JJ-FET inverter. Conversely, 𝑡𝑃𝑊 of 
such a transient pulse can be relaxed with a lower operating 
frequency. A simplification is made that 𝑉𝐼𝑁  and 𝑉𝐶𝐿𝐾 add to 
each other. 𝑉𝑂𝑈𝑇  is successfully restored to zero with 𝑉𝐶𝐿𝐾 
added. Similarly, Fig. 9(e-f) show the results of the voltage 
pulse activated at the falling edge of 𝑉𝐼𝑁, where red and blue 
lines represent 𝑉𝑂𝑈𝑇  and 𝑉𝐶𝐿𝐾 . Though the rise of 𝑉𝑂𝑈𝑇  is 
delayed, it does reach the target value. Therefore, a global clock 
mechanism can be introduced if underdamped operation cannot 
be avoided, at the expense of lower speed. Indeed, since the 
logic value of 𝑉𝑂𝑈𝑇  must be evaluated when 𝑉𝐶𝐿𝐾  = 0, the 
waveform half-period should exceed 𝑡𝑃𝑊 + 𝑡𝑟 + 𝑡𝐻, where 𝑡𝐻 
is the hold time. It is noteworthy that 𝑉𝐶𝐿𝐾 may be synchronized 
with the clock in a dynamic logic gate. 
IV. DISCUSSION 
In our analysis throughout we have assumed the JJ-FET gate 
overdrive 𝑉𝐺 − 𝑉𝑇 controls the gate charge (𝑞𝐺) and therefore 
𝐼𝐶  by modulating the weak link in the channel. However, this 
unidirectional JJ-FET model where 𝐼𝐷𝑆 is set by 𝑞𝐺 without a 
back reaction is thermodynamically unsound [21]. The energy 
of a JJ-FET is: 
𝐸𝐽𝐹 =
𝑞𝐺
2
2𝑊𝐿𝐶𝐺
+
ℏ
2𝑒
𝐼𝐶(𝑞𝐺)(1 − 𝑐𝑜𝑠𝜑(𝑡))         (12)  
where 𝐼𝐶(𝑞𝐺)  is 𝐼𝐶  with gate charge 𝑞𝐺 . Since 𝑉𝐺 − 𝑉𝑇 =
𝜕𝐸𝐽𝐹/𝜕𝑞𝐺 , we find 𝑞𝐺  is reduced, compared to the 
unidirectional model 
𝑞𝐺 = 𝑊𝐿𝐶𝐺(𝑉𝐺 − 𝑉𝑇) −
ℏ𝛽(𝑞𝐺)
2𝑒
(1 − 𝑐𝑜𝑠𝜑(𝑡))       (13) 
where 𝛽(𝑞𝐺) is 𝛽  with gate charge 𝑞𝐺 . The back reaction is 
negligible when the right hand side second term is small, 
namely ℏ𝛽(𝑞𝐺  )/2𝑒𝑊𝐿𝐶𝐺(𝑉𝐺 − 𝑉𝑇)  ≪ 1, a condition which 
does not hold for the logic device operation regime discussed 
here. For the parameters used in the Nb-contact JJ-FET inverter 
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at zero 𝑉𝐼𝑁 , i.e. 𝑉𝐺 − 𝑉𝑇 = 1.2 mV ,  𝑊 = 1 μm  and 𝐿 =
50 nm, the two terms of Eq. (13) RHS are comparable. 
 
Fig. 9.  (a-b) Output waveforms of Nb- and Al-contact JJ-FET inverters without 
𝑉𝐶𝐿𝐾. (c-d) Output waveforms with 𝑉𝐶𝐿𝐾 switching from low to high at the 𝑉𝐼𝑁 
rising edge. (e-f) Output waveforms with 𝑉𝐶𝐿𝐾 switching from low to high at 
the 𝑉𝐼𝑁 falling edge. 𝑉𝐶𝐿𝐾 is indicated in blue curves in panels (c-f). The other 
parameters are the same as those used in Fig. 7. 
 
We note that 𝛽 decreases with increasing 𝑉𝐺 − 𝑉𝑇; hence, the 
back reaction becomes particularly important when 𝑉𝐼𝑁 is low. 
This implies that if we ignore the back reaction, the channel can 
be fully depleted and 𝑉𝑂𝑈𝑇  will be in an undefined state. The 
back reaction can be compensated by shifting 𝑉𝑇  to a more 
negative value. For example, the operation of an Nb-contact JJ-
FET inverter is restored by setting 𝑉𝑇  = -3.5 mV. While the 
back reaction adds extra complexity to the design of JJ-FET 
logic gates, if it is properly compensated at zero 𝑉𝐼𝑁, at high 𝑉𝐼𝑁 
its impact is reduced.  
 It is of interest to investigate how advances in nano-
fabrication will influence the JJ-FET logic gates. Transistor 
scaling effectively produces smaller 𝐿 and larger 𝐶𝐺. In order to 
validate the model used in this study, 𝐿 needs to be sufficiently 
short compared to the superconducting coherence length  
𝜉0 =
ℏ𝑣𝐹
𝜋𝑒∆
=
ℏ2√2𝜋𝐶𝐺(𝑉𝐺−𝑉𝑇)
𝑚∗𝜋𝑒3/2∆
               (14) 
where 𝑣𝐹 and 𝑚
∗ are the Fermi velocity and effective electron 
mass in the semiconductor channel, which are crucial to achieve 
a significant 𝜉0  at the low 𝑉𝐺 − 𝑉𝑇  required by JJ-FET logic 
gates. A large 𝐶𝐺 in the scaled JJ-FET device promises a long 
𝜉0 and small 𝛾. Alternatively, it may also allow a lower 𝑉𝐺 −
𝑉𝑇  to reduce power consumption. However, 𝑄  will increase 
consequently, which imposes a design trade-off of 𝐶𝐺  and 
potentially justifies the necessity of 𝑉𝐶𝐿𝐾 .  
 The choice of superconductor contacts is another important 
factor. Choosing a low ∆ contact has various benefits. In light 
of the requirements of finite 𝑉𝐺 − 𝑉𝑇  for reasonable 𝛾, 𝜉0 and 
𝑄, and appreciable 𝛼𝑅 for signal restoration, we usually have 
𝑉𝐺 − 𝑉𝑇 ~ ∆. Then we can approximate the power consumption 
𝑃 ∝ 𝐼𝐶𝑉0 ∝ ∆
5/2  and power-delay product 𝑃𝜏𝑅𝐿 ∝ ∆
3/2 , 
indicating that smaller ∆  yields more efficient JJ-FET logic 
gates. Additionally, we have 𝑄 ∝ √∆  and 𝜉0 ∝ 1/√∆ , 
promoting the overdamped operation and relaxing the 
requirement of reduced 𝐿 and 𝑚∗. However, we also have 𝛾 ∝
1/√∆, which indicates a low ∆ JJ-FET is less immune to the 
back reaction. Also, a larger ∆ is favored for faster speed given 
𝜏𝑅𝐿 ∝ 1/∆. The above arguments impose a design trade-off for 
∆.  
 Although JJ-FET logic gates cannot relax the requirement of 
ultra-precise control of 𝑉𝑇  compared to cryogenic CMOS, they 
provide a better circuit tolerance in the sense that JJ-FETs are 
always in the on-state while a CMOS device has to make a 
transition between on- and off-state within the operating 
voltage window. Moreover, the speed of the JJ-FET logic gate 
is limited by 𝜏𝑅𝐿  if designed properly for overdamped 
operation, as opposed to the 𝑅𝐶  time constant in a CMOS 
device, which can be unacceptable high for the low carrier 
concentrations due to small 𝑉𝐷𝐷 at cryogenic temperature. On 
the other hand, JJ-FET logic gates possess a smaller break-even 
operating voltage than cryogenic CMOS if we factor in the 
static power consumption. JJ-FET logic gates also demonstrate 
great compatibility with emerging material platforms, e.g. the 
III-V quantum-well JJ-FET is a depletion-mode n-type device 
[11]; the graphene channel can reach its charge neutrality point 
at a slightly negative 𝑉𝐺  [10] and the proposed JJ-FET logic 
gates can circumvent the issue of low on-off ratio for CMOS 
[22, 23]. Moreover, the low 𝑚∗ and high 𝑣𝐹 in III-V quantum-
well, and especially in graphene mitigate the conflict between 
long 𝜉0 and low 𝑉𝐺 − 𝑉𝑇. e.g. Dirac electrons in graphene have 
an 𝜉0 = 70 nm and 470 nm in Nb- and Al-contact JJ-FETs [24], 
respectively.  
V. CONCLUSION 
When cooling costs are factored in, the operating voltage of 
CMOS-based circuits has to be scaled down significantly for 
cryogenic computing to provide a net power reduction. JJ-FET 
Boolean logic can harness the superconducting property of 
these devices at these cryogenic temperatures, and provide low 
operating voltage on the order of superconductor gap voltage. 
Assuming a short ballistic transport length, we employ the static 
and RCSJ model to capture the behavior of JJ-FET logic gates 
with fan-out. A global clock can mitigate the underdamped 
operation, if necessary. Transistor scaling and the choice of 
different superconducting contacts have notable impacts on the 
device operation.  For example, reduced gate dielectric 
thickness guarantees better back-reaction immunity, but favors 
underdamped operation, and larger gap voltage ensures a faster 
operation speed but at the cost of reduced coherence length, 
hence channel length. We find JJ-FET logic gates can be a 
promising candidate for dynamic logic elements with ultra-
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short fall times, and can utilize the advantages of emerging 
channel materials like III-V quantum wells, and graphene. 
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